



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/763,334	01/26/2004	Syuichi Saito	107337-00056	7522
4372	7590 03/07/2006		EXAMINER	
ARENT FO	OX PLLC ECTICUT AVENUE, N.W	CHUNG, PHUNG M		
SUITE 400			ART UNIT	PAPER NUMBER
WASHING	ΓON, DC 20036	2138		
			DATE MAILED: 03/07/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
	10/763,334	SAITO, SYUICHI		
Office Action Summary	Examiner	Art Unit		
	Phung My Chung	2138		
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period or - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONET	I. lely filed the mailing date of this communication. O (35 U.S.C. § 133)		
Status				
1)☐ Responsive to communication(s) filed on 2a)☐ This action is FINAL. 2b)☑ This 3)☐ Since this application is in condition for alloware closed in accordance with the practice under Expression is the practice of the practice	action is non-final. nce except for formal matters, pro			
Disposition of Claims				
4) ☐ Claim(s) 1-18 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-18 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o Application Papers 9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on is/are: a) ☐ acc Applicant may not request that any objection to the	wn from consideration. r election requirement. er. epted or b)□ objected to by the E			
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119	Common Note the attached Office	AGIOTI OF IOTHER TO- 192.		
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 1/26/04.	4) Interview Summary (Paper No(s)/Mail Dal 5) Notice of Informal Pa 6) Other:	te		

Art Unit: 2138

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. Claims 1-18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 1, lines 1-3, the preamble of the claim is "A semiconductor testing circuit for performing a test of at least one of a write operation and a read operation of a semiconductor storage device", but there isn't any means or element that performing the test of at least one a write operation and a read operation of a semiconductor storage device in the body of the claim. Appropriate correction is required.

As per claims 2-9, these claims are also rejected because they dependent upon the rejected base claim.

As per claims 10 and 12, lines 3-22, "a self testing circuit for performing a test of at least one of a write operation and a read operation of a semiconductor storage device, said self testing circuit includes, a plurality of counters..., and a switching circuit...is outputed" is not clear how the self testing circuit performing the test for at least one of the write and read operation of the semiconductor storage device.

As per claims 11, lines 3-5 and 10-23, "a self testing circuit which perform a test of at least one of a write operation and a read operation of a semiconductor storage device, said self

Art Unit: 2138

testing circuit includes, a plurality of counters..., and a switching circuit...is outputed" is not clear how the self testing circuit performing the test for at least one of the write and read operation of the semiconductor storage device.

As per claims 13-14, these claims are also rejected because they dependent upon the rejected base claim.

As per claim 15, lines 1-3, the preamble of the claim is "A semiconductor testing method for performing a test of at least one of a write operation and a read operation of a semiconductor storage device", but there isn't any step for performing the test of at least one a write operation and a read operation of a semiconductor storage device in the body of the claim. Appropriate correction is required.

As per claims 16-18, these claims are also rejected because they dependent upon the rejected base claim.

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-18 (as best understood) are rejected under 35 U.S.C. 103 (a) as being unpatentable over Lefebvre et al (4,873,666) in view of applicant admitted prior art (AAPA)...

Application/Control Number: 10/763,334

Art Unit: 2138

As per claims 1-3, Lefebvre et al disclose a circuit, comprising: a plurality of counters (WRITE COUNTER-217 and READ COUNTER-218) which designate a plurality of different portions of an address signal used in the at least one of a write operation and a read operation, each of the plurality of different portions comprising one bit or plurality of succesive bits; and

a switching circuit (219) which selectively outputs counter-control signals for individually controlling operations of the plurality of counters, where each of the counter-control signals is one of a common counter-control signal commonly used for the plurality of counters and the most significant bit (MSB) of one of the plurality of portions outputed from a first one of the plurality of counters other than a second one of the plurality of counters for which each of the counter-control signal is outputted. (See Figs. 2-3, col. 3, lines 50-68 to col. 4, lines 1-3, and col. 5, lines 52-68 to col. 6, lines 1-22). Lefebvre et al do not disclose a semiconductor testing circuit for performing a test of at least one of a write operation and a read operation of a semiconductor storage device. However, AAPA discloses such a semiconductor testing circuit for performing a test of at least one of a write operation and a read operation of a semiconductor storage device (pg. 2, lines 23-27 to pg. 4, lines 1-5). Therefore, it would have been obvious to a person of ordinary skill in the art, at the time the invention was made, to incorporate the semiconductor testing circuit for performing a test of at least one of a write operation and a read operation of the semiconductor storage device as taught by the AAPA into the invention of Lefebvre et al to perform a test of the write and read operation on the semiconductor storage device.

Application/Control Number: 10/763,334

Art Unit: 2138

As per claim 4, the AAPA further discloses wherein a first one of the plurality of counters designates a column address of the semiconductor storage device, and a second one of the plurality of counters designates a row address of the semiconductor storage device. (See pg. 5, lines 1-6).

As per claims 5 and 7-8, Lefebvre et al further discloses wherein the first one of the plurality of counters is realized by a synchronous counter, and the second one of the plurality of counters is realized by an asynchronous counter. (See col. 3, lines 50-57).

As per claim 6, the AAPA further discloses wherein a third one of the plurality of counters designates a bank address of the semiconductor storage device (pg. 5, lines 1-6).

As per claim 9, the AAPA further discloses wherein the one of the plurality of portions designated by the one of the plurality of counters designates a bank address of the semiconductor storage device (pg. 5, lines 1-6).

As per claims 10-14, these claims are rejected under similar rationale as set forth in claims 1-3.

As per claims 15-18, these method claims are rejected under similar rationale as set forth in the system claims 1-3.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phung My Chung whose telephone number is 571-272-3818. The examiner can normally be reached on Monday-Friday.

Application/Control Number: 10/763,334 Page 6

Art Unit: 2138

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Phung Myl Chung Primary Patent Examiner